JPS6347010B2 - - Google Patents

Info

Publication number
JPS6347010B2
JPS6347010B2 JP55122000A JP12200080A JPS6347010B2 JP S6347010 B2 JPS6347010 B2 JP S6347010B2 JP 55122000 A JP55122000 A JP 55122000A JP 12200080 A JP12200080 A JP 12200080A JP S6347010 B2 JPS6347010 B2 JP S6347010B2
Authority
JP
Japan
Prior art keywords
mos transistor
signal
circuit
transistor
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55122000A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5746534A (en
Inventor
Heihachiro Ebihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Watch Co Ltd
Original Assignee
Citizen Watch Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Watch Co Ltd filed Critical Citizen Watch Co Ltd
Priority to JP55122000A priority Critical patent/JPS5746534A/ja
Publication of JPS5746534A publication Critical patent/JPS5746534A/ja
Publication of JPS6347010B2 publication Critical patent/JPS6347010B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
  • Logic Circuits (AREA)
JP55122000A 1980-09-03 1980-09-03 Waveform shaping circuit Granted JPS5746534A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55122000A JPS5746534A (en) 1980-09-03 1980-09-03 Waveform shaping circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55122000A JPS5746534A (en) 1980-09-03 1980-09-03 Waveform shaping circuit

Publications (2)

Publication Number Publication Date
JPS5746534A JPS5746534A (en) 1982-03-17
JPS6347010B2 true JPS6347010B2 (en]) 1988-09-20

Family

ID=14825074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55122000A Granted JPS5746534A (en) 1980-09-03 1980-09-03 Waveform shaping circuit

Country Status (1)

Country Link
JP (1) JPS5746534A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0712974Y2 (ja) * 1987-11-10 1995-03-29 ニスカ株式会社 絞り装置
JPH02198435A (ja) * 1989-01-27 1990-08-06 Konica Corp ストロボ付カメラ

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4948269A (en]) * 1972-09-14 1974-05-10
JPS5738996B2 (en]) * 1973-03-20 1982-08-18
JPS5317230A (en) * 1976-07-31 1978-02-17 Toshiba Corp Delay circuit

Also Published As

Publication number Publication date
JPS5746534A (en) 1982-03-17

Similar Documents

Publication Publication Date Title
US5828095A (en) Charge pump
US6885723B2 (en) Shift-register circuit
US4638182A (en) High-level CMOS driver circuit
US4352996A (en) IGFET Clock generator circuit employing MOS boatstrap capacitive drive
JPS6226604B2 (en])
US4716303A (en) MOS IC pull-up circuit
JP3601901B2 (ja) 昇圧回路
JP3674592B2 (ja) 信号伝送回路の駆動方法
JPH06296130A (ja) データ出力回路
JPS6347010B2 (en])
JPH05101685A (ja) 高電圧電荷ポンプ
US6307416B1 (en) Integrated circuit for producing two output clock signals at levels which do not overlap in time
JP2001044819A (ja) 高電圧出力インバーター
EP0109004B1 (en) Low power clock generator
JP2822401B2 (ja) バス駆動回路
KR100218333B1 (ko) 부트-스트랩프 회로
JPS5925406B2 (ja) レベルシフト回路
JPS6216299A (ja) シフトレジスタ
JP3396555B2 (ja) 半導体ポンプ回路
JP2025045947A (ja) 低電圧信号レベルシフタ回路
JP2882193B2 (ja) 信号制御回路
JPH09181597A (ja) レベルシフト回路
JPH0458207B2 (en])
JP4542714B2 (ja) 半導体集積回路
JPH07183783A (ja) スイッチ回路